Articles
22
Tags
7
Categories
0
Home
Archives
Tags
Categories
List
Music
Movie
Link
About
scmmm's blog
Digital VLSI Design-lecture 2
Back to Home
Home
Archives
Tags
Categories
List
Music
Movie
Link
About
Digital VLSI Design-lecture 2
Created
2025-04-04
|
Updated
2025-04-04
|
Post Views:
Author:
scmmm
Link:
http://example.com/2025/04/04/Digital-VLSI-Design-lecture-2/
Copyright Notice:
All articles on this blog are licensed under
CC BY-NC-SA 4.0
unless otherwise stated.
Previous
Digital VLSI Design-lecture 3
Lecture 3: Logic Synthesis Part 1 什么是逻辑综合 综合是将 RTL 转换为特定技术的门级网表的过程，并根据预定义的约束进行优化。 你将从以下内容开始 行为级 RTL 设计 标准单元库 一组设计约束 你结束时得到： 映射到标准单元库的门级网表 （对于 FPGA：查找表、触发器和 RAM 块） （有希望）在速度、面积、功耗等方面也很高效。 形式化地，给你一个有限状态自动机 #mjx-39e18c88{ display:contents; mjx-assistive-mml { user-select: text !important; clip: auto !important; color: rgba(0,0,0,0); } mjx-container[jax="SVG"] { direction: ltr; } mjx-container[jax="SVG"]...
Next
Digital VLSI Design-lecture 1
scmmm
B.S. in Biology & Computer Science, Shandong University,2022-2026
M.S. in Computer Science, ShanghaiTech University,2026-
Research Focus: AI for EDA
Articles
22
Tags
7
Categories
0
Follow Me
Recent Posts
CUDA:从null到0
2026-07-26
流水线并行Pipeline Parallelism
2026-07-25
张量并行Tensor Parallelism
2026-07-25
PagedAttention原理
2026-07-24
FlashAttention -1 原理
2026-07-20
繁
